www.aldec.com
Open in
urlscan Pro
147.135.28.15
Public Scan
Submitted URL: http://aldec.com/
Effective URL: https://www.aldec.com/en
Submission Tags: tranco_l324
Submission: On May 05 via api from DE — Scanned from DE
Effective URL: https://www.aldec.com/en
Submission Tags: tranco_l324
Submission: On May 05 via api from DE — Scanned from DE
Form analysis 3 forms found in the DOM
Name: form — GET /en/search
<form name="form" method="get" action="/en/search">
<input type="text" name="search_field" title="Minimum three characters required" pattern=".{3,}" class="search" placeholder="Search aldec.com"><!--
--><button type="submit" class="submit"></button>
</form>POST /en/support/customer_portal/login
<form action="/en/support/customer_portal/login" method="POST">
<div class="header">Sign In</div>
<div class="field"><span>Username: </span>
<div><input type="email" name="login" placeholder="username@example.com" required="required"></div>
</div>
<div class="field"><span>Password: </span>
<div><input type="password" name="password" required="required"></div>
</div>
<a class="link" href="/en/support/customer_portal/forgot">Forgot your password?</a>
<div class="buttons">
<button type="submit">Sign In</button>
<a href="#closeWidget">Close</a>
</div>
</form>POST
<form id="msg_form" method="post" action="" onsubmit="dynamicForm_submit("submit=Send" + "&question=" + $("#ask_question_form_question").val());
return false;">
<table id="DynamicFormTable">
<tbody>
<tr>
<td><label id="label_name">Name: </label><input type="text" name="ask_question_form[name]" id="ask_question_form_name"></td>
</tr>
<tr>
<td><label id="label_phone">Phone: </label><input type="text" name="ask_question_form[phone]" id="ask_question_form_phone"></td>
</tr>
<tr>
<td><label id="label_email">Email: </label><input type="text" name="ask_question_form[email]" id="ask_question_form_email"></td>
</tr>
<tr>
<td><label id="label_question">Question: </label><textarea rows="4" cols="30" maxlength="10000" name="ask_question_form[question]" id="ask_question_form_question"></textarea></td>
</tr>
<tr>
<td><label id="label_captcha">Security code:</label><input type="text" name="ask_question_form[captcha]" id="ask_question_form_captcha"></td>
</tr>
</tbody>
</table>
<div id="captcha"><img id="captcha_img" name="captcha_img" src="/captcha/1714908263" alt="Captcha Image"><a style="cursor:pointer" onclick="javascript:(function() {
var randomize = Math.round(Math.random(0)*1000)+1;
document.getElementsByName('captcha_img').forEach(function(item,i,arr) {
item.src='/captcha/'+randomize+''; return false;})
})();"><img alt="Reload Captcha" title="Reload Captcha" src="/images/cryptocaptcha/reload_original.png"></a></div>
<input id="msg_send" type="submit" value="Send message">
</form>Text Content
Aldec Logo
日本語Sign In | Register | Search
* Solutions
FPGA DesignFunctional VerificationHardware Emulation SolutionsPrototypingFPGA
Embedded SolutionsDO-254 ComplianceSpecialized ApplicationsHigh Performance
Computing
* Products
FPGA SimulationActive-HDLFunctional VerificationRiviera-PROALINT-PROEmulation
& PrototypingHES-DVMHES Proto-AXIHES BoardsTySOM BoardsDaughter
CardsRTAX/RTSX Adaptor BoardsRTAX/RTSX Netlist ConverterCloudHES-DVM Proto
Cloud EditionEmbeddedTySOM™ EDKMil/Aero
VerificationDO-254/CTSSpec-TRACERUniversity ProgramsVIP/IP Products
* Events
* Company
About UsContact UsCareersCase
StudiesTestimonialsNewsroomBlogPartnersLogosUsecasesSPIFF ProgramEvents
* Blog
* Support
Customer PortalTrainingResourcesDocumentationMultimedia
* Downloads
*
* Solutions
*
* Solutions
* FPGA Design
*
* FPGA Design
* Simulation and Debugging
* Documentation HTML/PDF
* Project Management
* Graphical/Text Design Entry
* FPGA Vendors Support
*
* FPGA Vendors Support
* Xilinx Design Flow
* Altera Design Flow
* Functional Verification
*
* Functional Verification
* Metric Driven Verification
* Universal Verification Methodology (UVM)
* Open Source VHDL Verification Methodology (OSVVM)
* Universal VHDL Verification Methodology (UVVM)
* Cocotb
* Static Linting
* CDC and RDC Verification
* HW/SW Co-Simulation with QEMU
* Hardware Emulation Solutions
*
* Hardware Emulation Solutions
* Co-emulation
* UVM Simulation Acceleration
* Scalability of Acceleration
* Verification IP
* SoC Partitioning
* Emulation Debugging
* Prototyping
*
* Prototyping
* Scalable HES™ Prototyping Platform
* HES Proto-AXI Interconnect
* Multi-FPGA Design Partitioning
* ARM Cortex Support
* RTAX/RTSX Prototyping
* FPGA Embedded Solutions
*
* FPGA Embedded Solutions
* Deep Learning
* NVMe Data Storage
* Internet of Things (IoT)
* Automotive ADAS
* Networking
* 4K UltraHD Imaging
* Python and PYNQ
* COVID-19 Detection
* DO-254 Compliance
*
* DO-254 Compliance
* Traceability
* HDL Coding Standards
* Tool Assessment and Qualification Process
* FPGA Level In-Target Testing
* HDL Detailed Design and Verification
* DO-254 Templates and Checklists
* Specialized Applications
*
* Specialized Applications
* Regression Manager
* Encryption
* DSP Tailored RTL Design Flows
* High Performance Computing
*
* High Performance Computing
* Computer Vision
* Encryption & Security
* Genome Alignment
* High Frequency Trading
* Large Scale HPC
* Embedded HPC
* Products
*
* Products
* FPGA Simulation
*
* FPGA Simulation
* Active-HDL
* Functional Verification
*
* Functional Verification
* Riviera-PRO
* ALINT-PRO
* Emulation & Prototyping
*
* Emulation & Prototyping
* HES-DVM
* HES Proto-AXI
* HES Boards
*
* HES Boards
* Virtex UltraScale+
* Virtex UltraScale
* Virtex-7
* HES Backplane
* Custom Engineering Service
* TySOM Boards
*
* TySOM Boards
* Zynq-7000 SoC
* Zynq UltraScale+ MPSoC
* PolarFire SoC
* Custom Engineering Service
* Daughter Cards
*
* Daughter Cards
* FMC Daughter Cards
* BPX Daughter Cards
* RTAX/RTSX Adaptor Boards
*
* RTAX/RTSX Adaptor Boards
* RTAX-S/SL Family Adaptors
* RTSX-SU/SX-A Family Adaptors
* RTAX/RTSX Netlist Converter
* Cloud
*
* Cloud
* HES-DVM Proto Cloud Edition
* Embedded
*
* Embedded
* TySOM™ EDK
* Mil/Aero Verification
*
* Mil/Aero Verification
* DO-254/CTS
*
* DO-254/CTS
* DO-254 News
* DO-254 Ecosystem
* DO-254 Training
* DO-254 Seminar NV
* Spec-TRACER
* University Programs
* VIP/IP Products
* Events
* Company
*
* Company
* About Us
* Contact Us
*
* Contact Us
* Corporate Offices
* Distributors
* Careers
* Case Studies
* Testimonials
*
* Testimonials
* Cast
* Cobham Gaisler
* CVC
* Daktronics
* Elbit
* InterMotion Technology
* Ocean Logic
* Renishaw
* Silora R&D
* Telesoft
* Thales
* NEC
* EDU
* Others
* Newsroom
* Blog
* Partners
* Logos
* Usecases
*
* Usecases
* Fabless Semiconductor
* Digital Imaging Solution
* Defense Research
* Electronics RD
* Xelic
* SPIFF Program
* Events
* Blog
* Support
*
* Support
* Customer Portal
*
* Customer Portal
* Show All My Cases
* Open New Case
* View Requested Documents
* Request New Document
* View My Licenses
* My Profile
* Downloads
* Training
* Resources
*
* Resources
* Documentation
*
* Documentation
* Application Notes
* FAQ
* Manuals
* White Papers
* Tutorials
* Technical Specification
* Case Studies
* Multimedia
*
* Multimedia
* Demonstration Videos
* Recorded Webinars
* Downloads
*
* Downloads
* Product Builds
* Request Eval License
* Support
* Resources
* root
* Solutions
* Products
* Company
* Support
* Downloads
*
*
*
*
*
Previous Slide Next Slide
A PROVEN EDA SOLUTIONS PROVIDER MAKES ALL THE DIFFERENCE.
Our promise to deliver leading verification methodologies that support the
latest Ianguage standards allows our customers to grow while leveraging evolving
technologies.
FPGA DESIGN
FPGA Vendors SupportSimulation and DebuggingProject ManagementGraphical/Text
Design EntryDocumentation HTML/PDF
HARDWARE PROTOTYPING
Scalable HES™ Prototyping PlatformHES Proto-AXI InterconnectMulti-FPGA Design
PartitioningARM Cortex SupportRTAX/RTSX Prototyping
FUNCTIONAL VERIFICATION
Metric Driven VerificationUniversal Verification Methodology (UVM)Open Source
VHDL Verification Methodology (OSVVM)Universal VHDL Verification Methodology
(UVVM)CocotbStatic LintingCDC and RDC VerificationCo-Simulation with QEMU and
Riviera-PRO
FPGA EMBEDDED SOLUTIONS
Deep Learning Using Zynq US+ FPGAFPGA-based NVMe Data StorageInternet of Things
(IoT)Automotive ADASNetworkingAldec 4K UltraHD Imaging SolutionsPython and
PYNQCOVID-19 Detection
HARDWARE EMULATION SOLUTIONS
SoC Co-emulationUVM Simulation AccelerationScalability of
AccelerationVerification IPSoC PartitioningEmulation Debugging
HIGH PERFORMANCE COMPUTING
Computer VisionEncryption & SecurityGenome AlignmentHigh Frequency TradingLarge
Scale HPCEmbedded HPC
DO-254 COMPLIANCE
TraceabilityHDL Coding StandardsTool Assessment and Qualification ProcessFPGA
Level In-Target TestingHDL Detailed Design and VerificationDO-254 Templates and
Checklists
SPECIALIZED APPLICATIONS
Regression ManagerEncryptionDSP and RF Co-Simulation
Newsroom
What’s involved in simulation of a complex SoC FPGA like Versal ACAP? February
08 Aldec @ DAC 2023: Presenting Design Verification Tools and Solutions for
FPGAs and SoCs June 26 Riviera-PRO Supports System Simulation of AMD® Versal™
ACAP Designs June 14 The avionics industry’s growing need for TLM May 18 Aldec
and Thales to Co-Present at Certification Together International Conference 2023
May 01 View all news
Events
View all events
Recorded Webinars
Making a Structured VHDL Testbench – A Demo for Beginners Turbocharge your FPGA
Simulation Workflows Part 3: High-Performance RTL Simulation Workflow with
Libero and Active-HDL Turbocharge your FPGA Simulation Workflows Part 2:
High-Performance RTL Simulation Workflow with Quartus and Active-HDL Turbocharge
your FPGA Simulation Workflows Part 1: High-Performance RTL Simulation Workflow
with Vivado and Active-HDL Essential Steps to Simplify VHDL Testbenches Using
OSVVM View all webinars
QUICKLINKS
Product Updates Online Support Demonstration Videos Evaluations Search Resources
Search Products University Programs Careers Blog Online Training Webinars White
Papers
* Solutions
* FPGA Design
* Functional Verification
* Hardware Emulation Solutions
* Hardware Prototyping
* Requirements Management
* FPGA Embedded Solutions
* DO-254 Compliance
* Specialized Applications
* High Performance Computing
* Technical Resources
* Recorded Webinars
* White Papers
* Blog
* Application Notes
* What's New
* Press Releases
* Events
* Let Us Help You
* Contact Us
* Ask Aldec
* Customer Portal
--------------------------------------------------------------------------------
©2024 Aldec, Inc. All Rights Reserved.
Legal | Privacy | Site Map | RSS Feeds | Feedback
Sign In
Username:
Password:
Forgot your password?
Sign In Close
Ask Us a Question
x
Ask Us a Question
x
Name: Phone: Email: Question: Security code:
Incorrect data entered.
Thank you! Your question has been submitted. Please allow 1-3 business days for
someone to respond to your question.
Internal error occurred. Your question was not submitted. Please contact us
using Feedback form.
We use cookies to ensure we give you the best user experience and to provide you
with content we believe will be of relevance to you. If you continue to use our
site, you consent to our use of cookies. A detailed overview on the use of
cookies and other website information is located in our Privacy Policy.
I agree. Do not show again.