shih-jiun-lin.github.io
Open in
urlscan Pro
2606:50c0:8003::153
Public Scan
Submitted URL: http://shih-jiun-lin.github.io/
Effective URL: https://shih-jiun-lin.github.io/
Submission: On November 01 via api from US — Scanned from DE
Effective URL: https://shih-jiun-lin.github.io/
Submission: On November 01 via api from US — Scanned from DE
Form analysis
0 forms found in the DOMText Content
一個電子工程技術宅🖥️ SHIH-JIUN-LIN'S BLOG * 主頁面 * 照標籤分類 * 照種類分類 * 關於我 * ME * INSTAGRAM * GITHUB * SCHOOL * 主頁面 * 照標籤分類 * 照種類分類 * 關於我 * ME * INSTAGRAM * GITHUB * SCHOOL Shih Jiun Lin Lv4 20 Tags 6 Categories 32 Posts * THE DESIGN OF FREQUENCY DIVIDER-數位邏輯技術 Frequency Divider-數位邏輯技術 Introduction to Frequency Divider When a high frequency signal source is provided, you can... 2023-10-18 * 個人筆記-數位邏輯技術 * 個人筆記 * | VHDL * | 彰化師範大學-黃淇泮 Read moreThe Design of Frequency Divider-數位邏輯技術 * THE DESIGN OF CARRY-LOOKAHEAD ADDER AND SUBTRACTOR-數位邏輯技術 The Design of Carry-lookahead Adder and Subtractor Introduction to Carry-lookahead Adder and Subtractor References ... 2023-10-04 * 個人筆記-數位邏輯技術 * 個人筆記 * | VHDL * | 彰化師範大學-黃淇泮 Read moreThe Design of Carry-lookahead Adder and Subtractor-數位邏輯技術 * THE DESIGN OF HEX TO 7-SEG DECODER-數位邏輯技術 The Design of Hex to 7-seg Decoder-數位邏輯技術 Introduction to hex to 7-seg decoder References The truth table of hex to... 2023-10-04 * 個人筆記-數位邏輯技術 * 個人筆記 * | VHDL * | 彰化師範大學-黃淇泮 Read moreThe Design of Hex to 7-seg Decoder-數位邏輯技術 * THE DESIGN OF HALF_ADDER, FULL_ADDER AND RIPPLE_ADDER -數位邏輯技術 The Design of Half_Adder, Full_Adder and Ripple_Adder -數位邏輯技術 Half_Adder Truth Table of Half_Adder Boolean Function o... 2023-09-29 * 個人筆記-數位邏輯技術 * 個人筆記 * | VHDL * | 彰化師範大學-黃淇泮 Read moreThe Design of Half_Adder, Full_Adder and Ripple_Adder -數位邏輯技術 * OPERATING SYSTEM-計算機概論筆記 一定愛配于天立教授開放課程食用:課程連結 Operating System Batch processing(early era) The process of computer operators entering data to th... 2023-09-22 * 個人筆記-計算機概論 * 計算機概論 * | 台灣大學-于天立 * | 個人筆記 Read moreOperating System-計算機概論筆記 * NETWORKING AND THE INTERNET-計算機概論筆記 一定愛配于天立教授開放課程食用:課程連結 Networking and the Internet Network Classifications Scope LAN: Local area network. MAN: Metrop... 2023-09-22 * 個人筆記-計算機概論 * 計算機概論 * | 台灣大學-于天立 * | 個人筆記 Read moreNetworking and the Internet-計算機概論筆記 * DATA STORAGE(II)-計算機概論筆記 一定愛配于天立教授開放課程食用:課程連結 Data Storage(II) Fraction in binary The rules is the same Float-point notation and decoding ... 2023-09-22 * 個人筆記-計算機概論 * 計算機概論 * | 台灣大學-于天立 * | 個人筆記 Read moreData Storage(II)-計算機概論筆記 * DATA STORAGE(I)-計算機概論筆記 一定愛配于天立教授開放課程食用:課程連結 Data Storage(I) Binary world Simple, logical and unambiguous Boolen operation and gates AND: ... 2023-09-22 * 個人筆記-計算機概論 * 計算機概論 * | 台灣大學-于天立 * | 個人筆記 Read moreData Storage(I)-計算機概論筆記 * 電路學期末專題- LOW-COST FACIAL RECOGNITION DOORLOCK SYSTEM 電路學期末專題- Low-cost Facial Recognition Doorlock System 功能介紹 透過AMB82開發版可連網的特性,可於同區域網內時實查看錄像。 電磁鎖解鎖(開門),可以透過以下兩種方法。 第一種方... 2023-06-12 * 個人專題 * Arduino * | 個人專題 * | 物聯網 Read more電路學期末專題- Low-cost Facial Recognition Doorlock System * MULTIPLEXER, DECODERS, AND PROGRAMMABLE LOGIC DEVICES-數位邏輯設計筆記 一定愛配王俊堯教授開放課程食用:課程連結 Multiplexer, Decoders, and Programmable Logic Devices Mutiplexer(多工器, Mux) Reference:link Int... 2023-05-14 * 個人筆記-數位邏輯設計 * 個人筆記 * | 數位邏輯設計 * | 清華大學-王俊堯 Read moreMultiplexer, Decoders, and Programmable Logic Devices-數位邏輯設計筆記 1234 © 2022 - 2023 Shih Jiun Lin VISITOR COUNT 965 TOTAL PAGE VIEWS 3609 POWERED BY Hexo THEME Redefine v2.4.4 Blog up for 848480 days 8189 hrs 8286 Min 8 3 4 8 9 0 Sec * * * * * * *